summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
26 hoursdoc: api: future: Introduce device info conceptxengineering
26 hoursdoc: api: future: Switch to pull updatesxengineering
28 hoursfw: Document TAP iface with NetworkManagerxengineering
30 hoursMerge implementation of tar archive deploymentxengineering
30 hoursREADME: Document tar archive and deploy scriptxengineering
30 hourstools: Re-introduce deploy.py scriptxengineering
30 hoursAdd project version and use for deploy archivexengineering
30 hoursSame structure for source, build and deploy treesxengineering
30 hoursOnly build tar archive by defaultxengineering
30 hoursMove HTML copy to root Meson filexengineering
30 hoursweb: Remove unnecessary .gitignorexengineering
30 hoursProvide tar archive as main build resultxengineering
30 hoursartifacts: Remove this folderxengineering
2 daystools: Remove deploy.pyxengineering
2 dayspcb: power: Add `PWR_FLAG` symbolsxengineering
2 dayspcb: Fix open line ERC issuexengineering
2 dayspcb: Select fuse holderxengineering
2 dayspcb: Remove wipe button pull-up resistorxengineering
2 dayspcb: Reset part annotationsxengineering
2 dayspcb: power: Add 3.3 V regulatorxengineering
2 dayspcb: Remove resistors for ESD protectionxengineering
2 dayspcb: processor: Add MAC EEPROMxengineering
3 dayspcb: io: Add required voltage dividersxengineering
3 dayspcb: Use red LED for error indicationxengineering
3 dayspcb: Remove reset buttonxengineering
3 dayspcb: Solve external and PoE power supplyxengineering
3 dayspcb: Add F1 to protect AC devicesxengineering
3 dayspcb: power: Add 5V supply based on external inputxengineering
3 daysgitignore: Add `datasheets`xengineering
3 daysdoc: api: Add README.md and flatten future.md structurexengineering
3 daysdoc: api: future: Add first draftxengineering
3 daysdoc: Add CC-BY-SA licensexengineering
3 dayspcb: Connect RMII, MDIO and PHY resetxengineering
5 dayspcb: Add NOT-logic for power LEDxengineering
5 dayspcb: Switch to one RGB LEDxengineering
5 dayspcb: io: Add first draft for normally open contactxengineering
5 dayspcb: io: Finish draft for motor controlxengineering
5 dayspcb: Move version detection to processor schematicxengineering
5 dayspcb: io: Add 230 VAC logicxengineering
5 dayspcb: Switch to three wire connectorsxengineering
5 dayspcb: Draw Edge.Cuts outlinexengineering
5 dayspcb: ethernet: Add initial schematicxengineering
2025-05-28pcb: processor: Add TODO for MAC EEPROMxengineering
2025-05-25pcb: processor: Finish first schematicxengineering
2025-05-24Merge PCB and versioning improvementsxengineering
2025-05-24Add RELEASE.mdxengineering
2025-05-24pcb: Add versions.tsv and reserve v0.1.0-pre1xengineering
2025-05-24pcb: Invert button signalsxengineering
2025-05-24pcb: Add voltage divider for PCB versioningxengineering
2025-05-24tools: resistor_selector: Raise precision to 6xengineering
generated by cgit v1.2.3-70-g09d2 (git 2.50.0) at 2025-07-27 23:21:41 +0000